high-level synthesis

high-level synthesis

English

Noun

high-level synthesis

  1. (electronics, programming) A design method that automatically transforms an algorithmic or behavioral description of a digital system, written in a high-level language such as C or C++, into a register-transfer level hardware description suitable for FPGA or ASIC implementation.
    Synonym: HLS (initialism)
This article is issued from Wiktionary. The text is available under Creative Commons Attribution-Share Alike 4.0 unless otherwise noted. Additional terms may apply for the media files.